

FORM PTO-1449 (modified)  
To: U.S. Department of Commerce  
(PW FORM PAT-1449)  
Patent and Trademark Office

Atty.  
Dkt. No.

M#

Client Ref.

0276792

P(US)2001-019

INFORMATION DISCLOSURE STATEMENT  
BY APPLICANT

Applicant: THIBEAULT et al.

Appln. No.: 10/022,851

Filing Date: December 20, 2001

Examiner: *C. G.*

Group Art Unit: 2634 2637

Date: May 30, 2002

Page 1 of 1

U.S. PATENT DOCUMENTS

Examiner's Initials*	Document Number	Date MM/YYYY	Name (Family Name of First Inventor)	Class	Sub Class	Filing Date (if appropriate)
<i>QG</i>	AR 5,101,347	03/1992	BALAKRISHNAN et al.			
<i>QG</i>	BR 5,815,031	09/1998	TAN et al.			
<i>QG</i>	CR 5,886,943	03/1999	SEKIGUCHI et al.			
<i>QG</i>	DR 5,892,981	04/1999	WIGGERS			
<i>QG</i>	ER 5,994,766	11/1999	SHENOY et al.			
<i>QG</i>	FR 5,994,946	11/1999	ZHANG			
<i>QG</i>	GR 6,008,705	12/1999	GHOSHAL			
<i>QG</i>	HR 6,015,300	01/2000	SCHMIDT, JR. et al.			
<i>QG</i>	IR 6,081,146	06/2000	SHIOCHI et al.			
<i>QG</i>	JR 6,110,221	08/2000	PAI et al.			
<i>QG</i>	KR 6,114,890	09/2000	OKAJIMA et al.			
<i>QG</i>	LR 6,184,702 B1	02/2001	TAKAHASHI et al.			

RECEIVED  
JUN 03 2002  
Technology Center 2600

FOREIGN PATENT DOCUMENTS

Document Number	Date MM/YYYY	Country	Inventor Name	English Abstract	Translation Readily Available
				Enc No	Enc No

OTHER (Including in this order Author, Title, Periodical Name, Date, Pertinent Pages, etc.)

<i>QG</i>	MR	Ismail et al., Repeater Insertion in Tree Structured Inductive Interconnect, Proceedings of the 1999 International Conference on Computer-aided Design, November 1999, pp. 420-424.			
<i>QG</i>	NR	Ismail et al., Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits, Proceedings of the 36th ACM/IEEE Conference on Design Automation Conference, June 1999, 4 pages.			
<i>QG</i>	OR	Alpert et al., Buffer Insertion With Accurate Gate and Interconnect Delay Computation, Proceedings of the 36th ACM/IEEE Conference on Design Automation Conference, June 1999, 6 pages.			
<i>QG</i>	PR	Alpert et al., Buffer Insertion for Noise and Delay Optimization, Proceedings of the 35th annual conference on Design Automation Conference, May 1998, pp. 362-367			
<i>QG</i>	QR	Davari et al., CMOS Scaling for High Performance and Low Power - The Next Ten Years, Proceedings of the IEEE, vol. 83, No. 4, April 1995, pp. 595-606.			
<i>QG</i>	RR	Nose et al., Two Schemes to Reduce Interconnect Delay in Bi-directional and Uni-directional Buses, 2001 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 193-194.			
<i>QG</i>	SR	PCB Design Guidelines for Reduced EMI, Texas Instruments, SZZA009, November 1999, pp. i-iv and 1-19.			
<i>QG</i>	TR	Sato et al., A 5-Gbyte/s Data-Transfer Scheme With Bit-to-Bit Skew Control For Synchronous DRAM, IEEE Journal of Solid State Circuits, vol. 34, No. 5, May 1999, pp. 653-660.			

Examiner

Date Considered: 7/14/05

\*EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.